Skip to content

Design of High-Speed Viterbi Decoders on Virtex-6 FPGAs.

Mrio P. Vstias, Horcio C. Neto, Helena Sarmento

VenueCDSD
Year2012
ProceedingsDSD

Browse the full DSD paper archive.