Identifying a Subset of System Verilog Assertions for Efficient Bounded Model Checking.

Robert Wille, Grschwin Fey, Marc Messing, Gerhard Angst, Lothar Linhard, Rolf Drechsler

Browse the full DSD paper archive.