Skip to content

Power efficient scan testing by exploiting existing error tolerance circuitry in a design.

Anthi Anastasiou, Yiorgos Tsiatouhas

VenueBETS
Year2014
ProceedingsETS

Browse the full ETS paper archive.