Skip to content

Reducing Sampling Clock Jitter to Improve SNR Measurement of A/D Converters in Production Test.

Shalabh Goyal, Abhijit Chatterjee, Mike Atia

VenueBETS
Year2006
ProceedingsETS

Browse the full ETS paper archive.