Skip to content

On the use of multiple fault detection times in a method for built-in test pattern generation for synchronous sequential circuits.

Irith Pomeranz, Sudhakar M. Reddy

VenueBETS
Year2000
ProceedingsETW

Browse the full ETS paper archive.