A novel delay fault testing methodology using on-chip low-overhead delay measurement hardware at strategic probe points.

Arijit Raychowdhury, Swaroop Ghosh, Swarup Bhunia, Debjyoti Ghosh, Kaushik Roy

Browse the full ETS paper archive.