Cost and power efficient timing error tolerance in flip-flop based microprocessor cores.

Stefanos Valadimas, Yiorgos Tsiatouhas, Angela Arapoyanni

Browse the full ETS paper archive.