Design validation of behavioral VHDL descriptions for arbitrary fault models.

Fei Xin, Maciej J. Ciesielski, Ian G. Harris

Browse the full ETS paper archive.