An implementation for test-time reduction in VLIW transport-triggered architectures.

V. A. Zivkovic, Ronald J. W. T. Tangelder, Hans G. Kerkhoff

Browse the full ETS paper archive.