Jitter Tolerance Analysis of Clock and Data Recovery Circuits.

Paul Muller, Yusuf Leblebici

Browse the full FDL paper archive.