Circuit optimizations to minimize energy in the global interconnect of a low-power-FPGA (abstract only).

Oluseyi A. Ayorinde, Benton H. Calhoun

Browse the full FPGA paper archive.