Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
FPGA
/
Paper
Line-level incremental resynthesis techniques for FPGAs.
Doris Chen
,
Deshanand P. Singh
Venue
A
FPGA
Year
2011
Proceedings
FPGA
DBLP record
conf/fpga/ChenS11 ↗
Browse the full
FPGA paper archive
.