Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
FPGA
/
Paper
Eliminating the memory bottleneck: an FPGA-based solution for 3d reverse time migration.
Haohuan Fu
,
Robert G. Clapp
Venue
A
FPGA
Year
2011
Proceedings
FPGA
DBLP record
conf/fpga/FuC11 ↗
Browse the full
FPGA paper archive
.