Bit-level super-systolic array for FIR filter with a FPGA-based bit-serial semi-systolic multiplier.

Jae-Jin Lee, Gi-Yong Song

Browse the full FPGA paper archive.