An Energy-Efficient Design-Time Scheduler for FPGAs Leveraging Dynamic Frequency Scaling Emulation (Abstract Only).

Wei Ting Loke, Chin Yang Koay

Browse the full FPGA paper archive.