FPGA test time reduction through a novel interconnect testing scheme.

Stuart McCracken, Zeljko Zilic

Browse the full FPGA paper archive.