High speed FIR filter implementation using add and shift method.

Shahnam Mirzaei, Anup Hosangadi, Ryan Kastner

Browse the full FPGA paper archive.