Hierarchical LUT structures for leakage power reduction (abstract only).

Somsubhra Mondal, Seda Ogrenci Memik, Debasish Das

Browse the full FPGA paper archive.