A multilevel hierarchical interconnection structure for FPGA.

Hayder Mrabet, Zied Marrakchi, Pierre Souillot, Habib Mehrez

Browse the full FPGA paper archive.