Timing yield improvement of FPGAs utilizing enhanced architectures and multiple configurations under process variation (abstract only).

Fatemeh Sadat Pourhashemi, Morteza Saheb Zamani

Browse the full FPGA paper archive.