Interconnect pipelining in a throughput-intensive FPGA architecture.

Amit Singh, Arindam Mukherjee, Malgorzata Marek-Sadowska

Browse the full FPGA paper archive.