A methodology to implement block ciphers in reconfigurable hardware and its application to fast and compact AES RIJNDAEL.

Franois-Xavier Standaert, Gal Rouvroy, Jean-Jacques Quisquater, Jean-Didier Legat

Browse the full FPGA paper archive.