Case for Design-Specific Machine Learning in Timing Closure of FPGA Designs.

Que Yanghua, Chinnakkannu Adaikkala Raj, Harnhua Ng, Kirvy Teo, Nachiket Kapre

Browse the full FPGA paper archive.