On timing yield improvement for FPGA designs using architectural symmetry (abstract only).

Haile Yu, Qiang Xu, Philip Heng Wai Leong

Browse the full FPGA paper archive.