A four-bit full adder implemented on fast SiGe FPGAs with novel power control scheme.

Kuan Zhou, Michael Chu, Chao You, Jong-Ru Guo, Channakeshav, John Mayega, John F. McDonald, Russell P. Kraft, Bryan S. Goda

Browse the full FPGA paper archive.