A chip-level path-delay-distribution based Dual-VDD method for low power FPGA (abstract only).

Jianfeng Zhu, Dong Wu, Yaru Yan, Xiao Yu, Hu He, Liyang Pan

Browse the full FPGA paper archive.