FPGA Implementations of the Round Two SHA-3 Candidates.

Brian Baldwin, Andrew Byrne, Liang Lu, Mark Hamilton, Neil Hanley, Mire O'Neill, William P. Marnane

Browse the full FPL paper archive.