A computation- and communication- infrastructure for modular special instructions in a dynamically reconfigurable processor.

Lars Bauer, Muhammad Shafique, Jrg Henkel

Browse the full FPL paper archive.