A Design Flow to Map Parallel Applications onto FPGAs.

Sbastien Le Beux, Philippe Marquet, Jean-Luc Dekeyser

Browse the full FPL paper archive.