Skip to content

Pre-route Interconnect Capacitance and Power Estimation in FPGAs.

Shilpa Bhoj, Dinesh Bhatia

VenueBFPL
Year2007
ProceedingsFPL

Browse the full FPL paper archive.