Towards bounded error recovery time in FPGA-based TMR circuits using dynamic partial reconfiguration.

Ediz Cetin, Oliver Diessel, Lingkan Gong, Victor Lai

Browse the full FPL paper archive.