Power Reduction for FPGA Implementations : Design Optimisation and High Level Modelling.

Shrutisagar Chandrasekaran, Abbes Amira

Browse the full FPL paper archive.