Optimizing the SUSAN corner detection algorithm for a high speed FPGA implementation.

Christopher Claus, Robert Huitl, Joachim Rausch, Walter Stechele

Browse the full FPL paper archive.