Techniques for Exploring Fine-Grained LUT and Routing Aging on a 28nm FPGA.

Hayden Cook, Jeffrey Goeders

Browse the full FPL paper archive.