One size does not fit all: Implementation trade-offs for iterative stencil computations on FPGAs.

Gal Deest, Tomofumi Yuki, Sanjay V. Rajopadhye, Steven Derrien

Browse the full FPL paper archive.