An efficient hardware architecture of the optimised SIFT descriptor generation.

Wenjuan Deng, Yiqun Zhu, Hao Feng, Zhiguo Jiang

Browse the full FPL paper archive.