Timing-constrained minimum area/power FPGA memory mapping.

Fangqing Du, Colin Yu Lin, Xiuhai Cui, Jiabin Sun, Feng Liu, Fei Liu, Haigang Yang

Browse the full FPL paper archive.