Partial reconfiguration of FPGA mapped designs with applications to fault tolerance and yield enhancement.

John Marty Emmert, Dinesh Bhatia

Browse the full FPL paper archive.