Efficient DVB-T2 decoding accelerator design by time-multiplexing FPGA resources.

Michael Feilen, Matthias Ihmig, Christian Schwarzbauer, Walter Stechele

Browse the full FPL paper archive.