Scheduling-aware interconnect synthesis for FPGA-based Multi-Processor Systems-on-Chip.

Edoardo Fusella, Alessandro Cilardo, Antonino Mazzeo

Browse the full FPL paper archive.