Optimizing packet lookup in time and space on FPGA.

Thilan Ganegedara, Viktor K. Prasanna, Gordon J. Brebner

Browse the full FPL paper archive.