Reducing FPGA Router Run-Time through Algorithm and Architecture.

Marcel Gort, Jason Helge Anderson

Browse the full FPL paper archive.