An FPGA-Based Fully Pipelined Bilateral Grid for Real-Time Image Denoising.

Nobuho Hashimoto, Shinya Takamaeda-Yamazaki

Browse the full FPL paper archive.