Design and Implementation of a Hardware Module for Equalisation in A 4G MIMO Receiver.

Angel Fernandez Herrero, Alberto Jimenez-Pacheco, Gabriel Caffarena, Javier Casajs-Quirs

Browse the full FPL paper archive.