A novel SEU, MBU and SHE handling strategy for Xilinx Virtex-4 FPGAs.

Xabier Iturbe, Mikel Azkarate-askasua, Imanol Martinez, Jon Prez, Armando Astarloa

Browse the full FPL paper archive.