Efficient implementation of a single-precision floating-point arithmetic unit on FPGA.

Wilson Jos, Ana Rita Silva, Horcio C. Neto, Mrio P. Vstias

Browse the full FPL paper archive.