An evaluation on the accuracy of the minimum width transistor area models in ranking the layout area of FPGA architectures.

Farheen Fatima Khan, Andy Gean Ye

Browse the full FPL paper archive.