Synthesizable FPGA fabrics targetable by the Verilog-to-Routing (VTR) CAD flow.

Jin Hee Kim, Jason Helge Anderson

Browse the full FPL paper archive.