Module Graph Merging and Placement to Reduce Reconfiguration Overheads in Paged FPGA Devices.

Shannon Koh, Oliver Diessel

Browse the full FPL paper archive.