Exploiting Reconfigurability for Effective Testing of Delay Faults in Sequential Subcircuits of LUT-based FPGAs.

Andrzej Krasniewski

Browse the full FPL paper archive.